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We show that an insulated electrostatic gate can be used to strongly suppress ubiquitous back-
ground charge noise in Schottky-gated GaAs/AlGaAs devices. Via a 2-D self-consistent simulation
of the conduction band profile we show that this observation can be explained by reduced leakage of
electrons from the Schottky gates into the semiconductor through the Schottky barrier, consistent
with the effect of “bias cooling”. Upon noise reduction, the noise power spectrum generally changes
from Lorentzian to 1/f type. By comparing wafers with different Al content, we exclude that DX
centers play a dominant role in the charge noise.
PACS numbers: 85.30.-z, 73.23.-b, 72.70.+m, 72.20.Jv
The GaAs/AlGaAs 2-dimensional electron gas (2DEG)
has been of unparalleled importance in the field of meso-
scopic physics [1] and has found wide commercial applica-
tion in High Electron Mobility Transistors (HEMTs) [2].
Today, its unique electronic properties facilitate a variety
of important developments, such as spin based quantum
information devices [3], Kondo physics [4], electron inter-
ferometers [5] and counting statistics [6]. In these, and
similar experiments, progress is hindered by uncontrolled
charge fluctuations in the solid state environment.
Charge noise has been studied both locally by monitor-
ing conductance fluctuations in a quantum point contact
(QPC) or quantum dot [7, 8, 9, 10, 11, 12, 13, 14, 15, 16],
and on a macroscopic scale using resistance fluctuations
in Hall bar structures [16, 17, 18]. Several charge switch-
ing sites have been proposed, either near the 2DEG
[9, 10, 11] or in the remote impurity layer [8, 16, 17] and
more specifically the DX centers [13]. The charge switch-
ing process has been attributed to electron hopping be-
tween trap and 2DEG [9, 10, 11], electrons leaking from
the split gates through the Schottky barrier [12, 15] or
(thermally activated) switching between different sites or
configurations within the impurity layer [8, 13, 16, 17].
Trapping of 2DEG carriers can be excluded as the domi-
nant mechanism since 2DEG density fluctuations are too
small [16, 17]. Switching in the impurity layer is success-
ful in explaining the complex gating behaviour observed
in submicron Hall devices by Li et al. [17], whereas gate
leakage can explain the stabilizing effect of “bias cooling”
on Schottky-gated devices [15].
Here we present measurements of conductance fluctu-
ations of a QPC with an additional insulated electro-
static top gate that allows us to tune background charge
switching in situ. The technique has proven successful
in reducing charge noise in nine different devices fab-
ricated in three runs on two separate wafers in both
Tokyo and Delft, and we believe it to hold universally for
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FIG. 1: Color online (a) QPC pinch off traces (2-terminal,
VSD = 0.8 mV, T = 40 mK). The operating point is marked.
Wafer DLF1, see Table I. Inset: a Scanning Electron Mi-
crograph of a typical device layout before deposition of the
insulated top gate. (b) QPC time traces for indicated gate
voltages, offset for clarity. (c) Power spectra SI(f) from FFT
of time traces; setup noise background SI;BG(f) recorded at
zero VSD. (d) Equivalent gate voltage noise ∆VEG. (e) Mea-
sured trapping rate Γin extracted from time traces as in (b),
but for a different QPC.
GaAs/AlxGa1−xAs split-gate devices [19]. Furthermore,
we examine the mechanism behind this noise reduction,
its effect on the noise spectrum, and the nature of the
charge traps involved in the switching noise.
A typical device (see Fig. 1a inset) has split Schot-
2tky gates (20 nm Ti/Au) deposited on a GaAs/AlGaAs
heterostructure with a 2DEG 90 nm below the surface.
These gates are covered by a 100 nm thick e-beam de-
fined negative resist calixarene layer, which serves as an
electrical insulator [20, 21]. Finally we deposit a 400 nm
thick Ti/Au top gate with dimensions much larger than
the Schottky gates. By applying a voltage VG to two
Schottky gates that approach each other, we deplete the
2DEG underneath and form a QPC.
Typical QPC pinch-off traces with quantized conduc-
tance steps are shown in Fig. 1a, for two values of the
voltage applied to the insulated top gate, Vtop. We op-
erate the QPC halfway the first plateau (GQPC ≈ e
2/h)
where the slope dIQPC/dVG is steepest and the signal
is most sensitive to changes in the electrostatics. When
charge traps close to the QPC are filled or emptied the
QPC conductance is modified. The QPC thus provides
a local probe of the charge noise.
Fig. 1b illustrates the pronounced effect of Vtop on
the charge noise. The topmost trace is very noisy, with
several readily-identified two-level fluctuators (from their
amplitude, we estimate the charge traps to lie within a
few 100 nm from the QPC channel). In the traces below
it, Vtop was made more negative in −0.2 V increments.
Simultaneously the VG on the Schottky gates was made
more positive to maintain GQPC ≈ e
2/h. The fluctuators
are eliminated one by one when Vtop (VG) is made more
negative (positive).
Figure 1c shows corresponding power spectral densi-
ties SI(f) obtained by Fast Fourier Transform (FFT).
The power spectrum SI(f) of two-level random telegraph
noise (RTN) is a Lorentzian which is flat at low fre-
quencies and falls off as 1/f2 above the corner frequency
τ−1eff = τ
−1
u +τ
−1
d , where τu (τd) is the average time spent
in the low (high) current state [22]. For the initial many-
level RTN (topmost trace in Fig. 1b), SI(f) contains
Lorentzian contributions with different corner frequen-
cies (topmost trace in Fig. 1c). Once the RTN is elimi-
nated through Vtop the remaining noise has a 1/f power
spectrum over a wide frequency range, indicative of an
ensemble of fluctuators with a homogeneous distribution
of timescales τeff [22]. Also for devices that did not ex-
hibit pronounced RTN at Vtop = 0 the overall noise level
was strongly reduced when a negative Vtop was applied
and the QPC was operated at less negative VG.
We quantify the noise level in units of equivalent gate
voltage noise ∆VEG, i.e. the voltage noise level applied
to the the Schottky gates that would produce the same
conductance fluctuations as caused by the charge noise
processes. As in Ref. [14] we use the integrated spectral
density over a finite frequency range:
∆VEG =
√
2
∫ 100
0.1
[SI(f)− SI;BG(f)] df/
(
dIQPC
dVG
)
(1)
We scale by dIQPC/dVG to account for device sensitivity.
Setup noise SI;BG(f) (see Fig. 1c) is subtracted. We
also verified that SI(f) ∝ V
2
SD, as expected for QPC
conductance fluctuations. Fig. 1d shows that ∆VEG is
reduced exponentially with less negative VG.
More insight can be obtained from the Vtop depen-
dence of the RTN timescales. In this case we select a
device where a single fluctuator dominates over a rela-
tively large VG range. Vtop is stepped from -0.95 to -1.4
V in increments of -30 mV, while simultaneously VG is
stepped from -1.15 to -0.965 V ensuring GQPC ≈ e
2/h.
For each gate voltage setting we record 80 s of the bistable
current from which we can derive the trapping and re-
lease rates Γin = τ
−1
u and Γout = τ
−1
d of the fluctuator.
In this Vtop range Γin is reduced by over an order of mag-
nitude as shown in Fig. 1e. Whereas this trend in Γin
is characteristic of all measured devices, changes in Γout
are generally less pronounced, with both increasing and
decreasing trends occurring. Both rates were found to
be independent of temperature up to 4.2 K, indicative of
tunneling rather than a thermally activated process.
The clear dependence of the RTN on gate voltages, and
hence on the conduction band profile below the gates,
suggests that its origin is associated with tunnel pro-
cesses along the growth direction. Specifically, electrons
could tunnel from the metal gates through the Schottky
barrier to charge traps in the AlGaAs layer (Γin), and
subsequently to the 2DEG (Γout) [12, 15].
We therefore study in detail how the configuration of
gate voltages {VG;Vtop} affects the conduction band pro-
file UC(z) and the opacity of the Schottky barrier. To ob-
tain realistic UC(z) profiles a 1-D calculation would not
suffice as the Schottky gate would fully screen changes in
Vtop. We have performed 2-D self-consistent simulations
of our device using the nextnano3 software package [23].
The simulated structure consists of a cross-section of the
stacked layers with the Schottky gate embedded in the
calixarene insulating layer (Fig. 2a).
Here we compare two configurations; the first uses only
the Schottky gate to deplete the 2DEG (VG = −1.0
V, Vtop = 0 V), whereas the other utilises both gates
(VG = −0.6 V, Vtop = −1.7 V). These values give identi-
cal carrier depletion width (along x) at the 2DEG. The
corresponding conduction band profiles, UC(z), directly
below the Schottky gate are shown in Fig. 2b. We added
a possible deep trapping state in the illustration; many
such states have been identified in doped AlGaAs quan-
tum well structures [24]. Clearly the position and energy
of the trap influence Γin and Γout. However, for any given
trap, the Schottky barrier is higher for more negative Vtop
(positive VG). Even though at the surface UC(0) is al-
ways ≈ 0.7 eV above µm due to surface states, the slope
∂UC/∂z is less steep in the lower configuration, and the
overall barrier is higher. Furthermore by making Vtop
more negative the trap energy is lifted relative to µm,
reducing the number of allowed initial orbitals (in grey).
Eventually leakage is eliminated when the trap energy is
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FIG. 2: (a) Simulated 2-D device structure with
Al0.26Ga0.74As doped- and spacer layer. Si doping nSi =
0.3× 1018 cm−3; Calixarene simulated as SiO2 with εr = 7.1.
(b) Simulated UC(z) under the Schottky gate at x = 300 nm.
Tunneling into a localized trap with fixed energy below UC
occurs most easily from the quasi-Fermi level in the metal
lead (µm) where the barrier is lowest (this is generally an in-
elastic process). (c) Quiver plot of the simulated electric field
and equipotential lines near the Schottky gate (grey shaded)
for the indicated voltage configurations.
lifted above µm. In summary, partial depletion using Vtop
reduces or even eliminates tunneling from the Schottky
gate.
Figure 2c shows the 2D electrostatics for both configu-
rations. Note that the radial field in the left configuration
also allows tunneling in more sideways directions (possi-
bly also to traps at the surface) and that Γout depends
on the electric field at the location where the electron is
trapped. This can lead to a wide range of behaviors for
the influence of Vtop on Γout, as observed.
This interpretation is entirely consistent with the re-
duction of charge noise due to “bias cooling” (BC), see
Fig. 3 and [15]. BC is a technique where a device is
cooled down with a positive bias VBC applied to the
Schottky gates, so that carriers are frozen in at low tem-
perature in deep traps, known as DX centers [25]. When
VBC is subsequently removed, this (non-equilibrium) trap
occupation can be maintained indefinitely. The presence
of these additional negative charges lowers VG required
to deplete the 2DEG, as seen in the insets of Fig. 3, and
discussed further below.
We here use this BC technique to examine the na-
ture of the traps involved in switching noise. We focus
thereby on the question whether DX centers play an im-
portant role in charge noise, as is often claimed. For this
purpose, we have fabricated split-gate QPCs on six dif-
ferent modulation-doped GaAs/AlxGa1−xAs 2DEG het-
erostructure wafers, where the Al mole fraction x ranged
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FIG. 3: Effect of BC on charge noise for uniform doping
(REG1-3, upper panel) and delta doping (REG4-6, lower
panel). Noise levels calculated using Eq. 1, the color of the
data points codes for the local spectral slope SI(f) ∝ f
−β .
The insets show the observed shift in operation voltage VG,
at given VBC . Each point is averaged over two devices.
T = 4.2K.
from 0.1 to 0.3 (the dopants were included either uni-
formly or in a monatomic delta layer, see REG1-6 in Ta-
ble I). For x = 0.1 the trapping energy of DX centers lies
on the order of 0.1 eV above the conduction band edge
UC [26], so the DX centers are incapable of trapping elec-
trons (indeed BC does not shift the operation point VG,
see Fig.3 inset). For x = 0.2 and x = 0.3 the DX levels lie
around and well below UC respectively, so they can trap
charges during cooldown (additional energy is needed to
escape once trapped [26]). Thus, for x = 0.2 − 0.3, DX
centers could potentially act as the intermediate traps
responsible for charge noise; for x = 0.1, they cannot.
Of each wafer a chip with two QPCs was repeatedly
cooled down to 4.2 K, each time with different VBC . For
both QPC’s, time traces were recorded with the respec-
tive VG set such that GQPC ≈ e
2/h. Figure 3 shows the
measured equivalent voltage noise level ∆VEG, as calcu-
lated with Eq. 1 for f = 1 . . . 35 Hz, where each data
point corresponds to a single cooldown of a device. The
color of the data points codes for the local spectral slope
β(f) = −∂ lnSI(f)/∂ ln f around f = 10 Hz.
A clear pattern emerges, despite the large differences in
heterostructure composition and the random location of
switching sites upon thermal cycling. For very negative
VG we observe high noise levels, often with predominantly
Lorentzian spectra (β = 2, blue dot), i.e. the signal is
dominated by a few active charge traps in the vicinity of
the QPC. Via BC we can operate the device at lower VG,
leading to systematically reduced noise levels, similar to
the case when using Vtop. Around VG ∼ -0.4 V the noise
4level could not be lowered further. Again, the remaining
noise is predominantly of the 1/f -type (yellow dots), and
originates from charge noise in the sample. Other noise
contributions, such as instrumentation (substracted), VG
noise (< 1µV peak to peak) and shot noise were all at
least an order of magnitude smaller. The delta-doped
wafers often showed β < 1 (red dots), indicating a non-
uniform distribution of corner frequencies.
Comparing the results for heterostructures REG1-6,
we observe that the heterostructures with x = 0.1 in fact
show the highest ∆VEG. Those with x = 0.3 exhibit
the least charge noise. Furthermore all heterostructures
share the common trend of lower ∆VEG with less nega-
tive VG, despite the differences in Al fraction. Based on
these observations we exclude the DX center as the dom-
inant trapping site for leaking electrons. Also the sug-
gestion that DX charge state bistability causes the RTN
[13] is refuted. The low band gap energy of Al0.1Ga0.9As
does however make the Schottky barrier more transpar-
ent, which might explain why REG4 is much more noisy
than REG5,6 for the same VG.
Altogether, we consistently observe that less negative
VG improves charge stability. This can be achieved either
by a negative Vtop, via BC, or a combination of both. De-
spite the similarity between the two approaches for noise
reduction, it is clear that the resulting electric field pro-
files are very different, so noise levels and time character-
istics may differ even for the same VG. We note that VBC
is limited to about +600 mV, which was sometimes not
sufficient to stabilize a device, while good stability was
achieved with sufficiently negative Vtop. The insulated
gate approach is thus not only more flexible but proved
more powerful as well.
We conclude from these measurements that charge
noise in gated GaAs/AlGaAs devices is dominated by
electrons tunneling through the Schottky barrier to traps
in the AlGaAs layer, where they reside for a while be-
fore tunneling out to the 2DEG. After this tunneling
mechanism is reduced or eliminated, a baseline charge
noise remains, that is presumably of a different origin.
This insight allows us make use of heterostructures that
would otherwise suffer from excessive charge noise. It
also points to a way of reliably obtaining heterostructure
devices with little charge noise, for instance by intro-
ducing an additional high bandgap AlAs layer beneath
the cap layer, or a thin insulating layer underneath the
Schottky gates.
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TABLE I: Heterostructure wafer properties
Name x donor depth (nm) n (cm−2) µ (cm2V−1s−1)
DLF1a 0.27 0-70 4.5 × 1011
TOK1a 0.27 5-65 3.0 × 1011 1.5× 106
REG1 0.11 0-70 1.8 × 1011 8.5× 105
REG2 0.2 0-70 3.2 × 1011 2.0× 106
REG3 0.3 0-70 2.8 × 1011 1.4× 106
REG4 0.1 50 2.1 × 1011 2.1× 106
REG5 0.2 50 2.3 × 1011 2.0× 106
REG6 0.3 50 1.3 × 1011 9.7× 105
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